To design an efficient integrated circuit in terms of Area, Power and speed is one of the challenging task in modern VLSI design field. In the past decade numbers of research have been carried out to optimize design based on area, speed and power utilization. In this paper performance analysis of different available adder architectures has been carried out and then we proposed a Heterogeneous architecture, which composed of four different sub adders (Ripple Carry, Carry Look Ahead, Carry Skip and Carry Select Adder) to design an adder unit in order to demonstrate trade-offs between performance parameters i.e. Area, Power and speed. We consider area optimization under delay constraint, area optimization under power constraint and finally power optimization under delay constraint. All the adders are design using VHDL. To get power, delay and area report, we use XILINX 9.1 i as synthesis tool and Modelsim XE III 6.2g for simulation. FPGA-Spartan III is used for implementation.
INTRODUCTION
Adders are most commonly used in various electronic applications e.g. Digital signal processing in which adders are used to perform various algorithms like FIR, IIR etc. In past, the major challenge for VLSI designer is to reduce area of chip by using efficient optimization techniques. Then the next phase is to increase the speed of operation to achieve fast calculations like, in today's microprocessors millions of instructions are performed per second. Speed of operation is one of the major constraints in designing DSP processors. Now, as most of today's commercial electronic products are portable like Mobile, Laptops etc. that require more battery back up. Therefore, lot of research is going on to reduce power consumption. Therefore, there are three performance parameters on which a VLSI designer has to optimize their design i.e. Area, Speed and Power. It is very difficult to achieve all constraints for particular design, therefore depending on demand or application some compromise between constraints has to be made.
PRIOR WORK
In 1990, modified Carry-Skip Adders was presented by reducing first block delay with carry-lookahead adders using multidimensional dynamic programming [12] . In 1996, transistor-level simulation of the adders using HSPICE is done for area, time and power trade-off between different fast adders [6] . In 2002, a new concept of hybrid adders is presented to speed up addition process by Wang et al. that gives hybrid carry look-ahead/carry-select adders design [7] . In 2007, a new 54×54-bit multiplier is designed using high-speed carry-lookahead adder and has been fabricated by CMOS technology [4] . In 2008, low power multipliers based on new hybrid full adders is presented [5] . In 2008, Hasan Krad et al worked on the performance analysis for a 32-Bit Multiplier with a CarryLook-Ahead Adder and a 32-bit Multiplier with a Ripple Adder using VHDL [3] .
HOMOGENEOUS ADDERS

Ripple Carry Adder (RCA)
Ripple carry adder can be designed by cascading full adder in series i.e. carry from previous full adder is connected as input carry for the next stage. Full adder is a basic building block of Ripple carry adder. Therefore, to design n-bit parallel adder, it requires n full adders. This kind of adder is called a ripplecarry adder, since each carry bit "ripples" to the next full adder. The layout of a ripple-carry adder is simple, which allows for fast design time; however, the ripple-carry adder is relatively slow, since each full adder must wait for the carry bit to be calculated from the previous full adder.
In our design we use 16 full adders to design a 16-bit parallel adder. The major limitation of Ripple carry adder is that as the bit length goes on increases, delay also increases. Therefore, Ripple carry adder is not suitable if large number bits are to be added.
The major element that causes delay is carry propagation; therefore it is important to calculate carry delay from input to output. For n-bit Ripple carry adder, Delay for carry can be calculated as: - 
Where T FA (input to output) represent the delay of full adder on the path between it's specified input and output.
Carry Lookahead Adder (CLA)
Lookahead carry algorithm speed up the operation to perform addition, because in this algorithm carry for the next stages is calculated in advance based on input signals. Carry lookahead depends on two things:Calculating, for each digit position, whether that position is going to propagate a carry if one comes in from the right and Combining these calculated values to be able to deduce quickly whether, for each group of digits, that group is going to propagate a carry that comes in from the right.
If X and Y are two inputs, "ci" is initial carry, "sout" and "cout" are output sum and carry respectively, then Boolean expression for calculating next carry and addition is: The delay of N-bit carry look-ahead adder based on 4-bit look-ahead blocks is: T CLA = 4 log 4 N + 1 gate levels (5)
Carry Skip Adder (CSKA)
In case of N-bit Ripple carry adder, carry has to propagate through all N stages, which results in large delay in performing binary addition. In contrast, it is possible to skip carry over group of n-bits in case of Carry Skip Adder. This result in less delay as compare to ripple carry adder. The worst-case carry propagation delay in a N-bit carry skip adder with fixed block width b, assuming that one stage of ripple has the same delay as one skip, can be derived: 
Carry Select Adder (CSLA)
Carry select adder is based on the principle to calculate sum that is based on assuming input carry from previous stage. One adder calculates the sum assuming input carry of 0 while the other calculates the sum assuming input carry of 1. Then, the actual carry triggers a multiplexer that selects the appropriate sum [2] . Fig.4 shows the schematic block diagram of 16-bit Carry select adder consists of 4-blocks each of 4-bit Look ahead carry adder [11] . Carry output of each block is fed into next block as input carry. 
HETEROGENEOUS ADDER
16-bit Heterogeneous adder proposed in this paper, consists of four sub adders SA1 (Ripple carry adder), SA2 (Carry skip adder), SA3 (Carry select) and SA4 (Carry look ahead adder). Initially, we choose equal bit-width for each subadder i.e. 4-bit as shown in figure 7. All these four sub adders are concatenates to form a 16-bit heterogeneous adder.
The order i.e. bit-width of each sub adder has an impact on the performance of a heterogeneous adder. Now, the main point of consideration is that how to select number of bits for each sub-adder? Bit-width selection for each sub-adder can be done on the basis of requirements (i.e. Area, Speed and Power constraints) of particular application where the design is to be implemented. For example, in order to achieve high speed of operation will cost large area as per the characteristic curve of delay-area shown in figure 6 . Dark black dots shown in fig. 6 represent delay and area performance for different homogeneous adder. However, with the help of heterogeneous adder architecture, any desired performance can be achieved by adjusting bit-width of sub-adders. Table 1 shows the result of different homogeneous adder, it is observed that every adder has its own advantages and limitations e.g. ripple carry adder cover small chip area and dynamic power consumption but at the cost of large operation delay whereas carry skip adder gives high speed of operation but at the cost of large surface area coverage and more dynamic power consumption. Therefore, in order to optimize adder design as per requirement, heterogeneous adder architecture shown in figure 7 , gives flexibility in design so as to get desired performance. Figure 8 , shows trade-off between area and speed of operation i.e. larger the gate count for adder design lower will be the speed of operation. Figure 9 , shows trade-off between area and power consumption i.e. gate count (area) is directly proportional to dynamic power consumption. Figure 10 , shows trade-off between power consumption and speed of operation i.e. dynamic power consumption is inversely proportional to delay time to get final output. 
RESULTS AND DISCUSSION
CONCLUSION
To analyze trade-offs in designing digital adder, we proposed a heterogeneous adder architecture, which consists of sub-adders of various sizes and carry propagation schemes. The proposed architecture allows more design trade-offs and hence provide flexibility to optimize design as per application demand.
